SHA256 hash update (part 2).
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Rm | 0 | 1 | 0 | 1 | 0 | 0 | Rn | Rd | ||||||||||||
| P | |||||||||||||||||||||||||||||||
integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); if !HaveSHA256Ext() then UNDEFINED; boolean part1 = (P == '0');
| <Qd> |
Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field. |
| <Qn> |
Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field. |
| <Vm> |
Is the name of the third SIMD&FP source register, encoded in the "Rm" field. |
AArch64.CheckFPAdvSIMDEnabled(); bits(128) result; if part1 then result = SHA256hash(V[d], V[n], V[m], TRUE); else result = SHA256hash(V[n], V[d], V[m], FALSE); V[d] = result;
Internal version only: isa v32.13, AdvSIMD v29.04, pseudocode morello-2022-01_rc2, capabilities morello-2022-01_rc2 ; Build timestamp: 2022-01-11T11:23
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.