Move wide with zero moves an optionally-shifted 16-bit immediate value to a register.
This instruction is used by the alias MOV (wide immediate).
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| sf | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | hw | imm16 | Rd | ||||||||||||||||||||
| opc | |||||||||||||||||||||||||||||||
integer d = UInt(Rd); integer datasize = if sf == '1' then 64 else 32; bits(16) imm = imm16; integer pos; MoveWideOp opcode; case opc of when '00' opcode = MoveWideOp_N; when '10' opcode = MoveWideOp_Z; when '11' opcode = MoveWideOp_K; otherwise UNDEFINED; if sf == '0' && hw<1> == '1' then UNDEFINED; pos = UInt(hw:'0000');
| <Wd> |
Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <imm> |
Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field. |
| Alias | Is preferred when |
|---|---|
| MOV (wide immediate) | ! (IsZero(imm16) && hw != '00') |
bits(datasize) result; if opcode == MoveWideOp_K then result = X[d]; else result = Zeros(); result<pos+15:pos> = imm; if opcode == MoveWideOp_N then result = NOT(result); X[d] = result;
Internal version only: isa v32.13, AdvSIMD v29.04, pseudocode morello-2022-01_rc2, capabilities morello-2022-01_rc2 ; Build timestamp: 2022-01-11T11:23
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.