Base Instructions
SIMD&FP Instructions
SVE Instructions
SME Instructions
Index by Encoding
Shared Pseudocode
Proprietary Notice

MVNI

Move inverted immediate (vector)

This instruction places the inverse of an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Advanced SIMD
(FEAT_AdvSIMD)

313029282726252423222120191817161514131211109876543210
0Q10111100000abccmode01defghRd
opo2

Encoding for the 16-bit shifted immediate variant

Applies when (cmode == 10x0)

MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}

Encoding for the 32-bit shifted immediate variant

Applies when (cmode == 0xx0)

MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}

Encoding for the 32-bit shifting ones variant

Applies when (cmode == 110x)

MVNI <Vd>.<T>, #<imm8>, MSL #<amount>

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_AdvSIMD) then EndOfDecode(Decode_UNDEF); constant integer rd = UInt(Rd); constant integer datasize = 64 << UInt(Q); constant bits(64) imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h); constant bits(datasize) imm = Replicate(imm64, datasize DIV 64);

Assembler Symbols

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>

For the "16-bit shifted immediate" variant: is an arrangement specifier, encoded in Q:

Q <T>
0 4H
1 8H

For the "32-bit shifted immediate" and "32-bit shifting ones" variants: is an arrangement specifier, encoded in Q:

Q <T>
0 2S
1 4S
<imm8>

Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount>

For the "16-bit shifted immediate" variant: is the shift amount encoded in cmode<1>:

cmode<1> <amount>
0 0
1 8
defaulting to 0 if LSL is omitted.

For the "32-bit shifted immediate" variant: is the shift amount encoded in cmode<2:1>:

cmode<2:1> <amount>
00 0
01 8
10 16
11 24
defaulting to 0 if LSL is omitted.

For the "32-bit shifting ones" variant: is the shift amount encoded in cmode<0>:

cmode<0> <amount>
0 8
1 16

Operation

CheckFPAdvSIMDEnabled64(); V[rd, datasize] = NOT(imm);

Operational information

If PSTATE.DIT is 1:

Base Instructions
SIMD&FP Instructions
SVE Instructions
SME Instructions
Index by Encoding
Shared Pseudocode
Proprietary Notice

Internal version only: aarchmrs v2024-12_rel, pseudocode v2024-12_rel ; Build timestamp: 2024-12-15T22:18

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.